F I G. I
THREE-DIMENSIONAL LOCOS SHAPE




FIG. 2A

EXAMPLE OF ANALYSIS OF STRESS INCREASING CONDITION AT THE TIME OF FORMATION OF GROOVE




FIG. 2B




FIG. 3A

EXAMPLE OF ANALYSIS SHOWING DEPENDENCE OF RESULTING STRESS ON L/S DIMENSION






FIG. 3B



F I G. 4
EXAMPLE OF DESIGN CHART



F I G. 5
SECTIONAL VIEW IN DEVICE ISOLATION STEP




FIG. 6
PLAN VIEW WHEN FORMING DEVICE ISOLATION REGION






FIG. 7 SECTIONAL VIEW TAKEN ALONG LINE Σ II- Σ II OF FIG.6




F I G. 8

SECTIONAL VIEW TAKEN ALONG LINE VIII-VIII OF FIG.6




F I G. 9

SECTIONAL VIEW TAKEN ALONG LINE IX-IX OF FIG. 6




F I G. 10

FLOW FOR DETERMINING WIDTH DIMENSION OF DEVICE FORMATION REGION OR DEVICE ISOLATION REGION




F I G. 11

SECTIONAL VIEW OF SEMICONDUCTOR DEVICE AFTER GROOVE FORMATION



F I G. 12

RELATION BETWEEN ETCH-BACK DISTANCE OF PAD OXIDE FILM AND MAXIMUM STRESS NEAR GROOVE END



F I G. 13
SECTION OF DEVICE AFTER ETCH-BACK OF PAD OXIDE FILM






FIG. 14

FLOW FOR DETERMINING WIDTH OF DEVICE FORMATION REGION OR DEVICE ISOLATION REGION




F I G. 15

MICROGRAPH OF SEMICONDUCTOR CRYSTAL STRUCTURE SHOWING FORMATION EXAMPLE OF DEVICE ISOLATION REGION




F I G. 16




F I G. 17

STRESS ANALYSIS STEP



F I G. 18



VISCO-ELASTIC MODEL FOR STRESS ANALYSIS

STRESS DISTRIBUTION CHART OF EACH SPECIFICATION




FIG. 21

